Thin-body transistors with silicide sourceidrains were fabricated with gate-lengths down to 15nm. Complementary low-barrier silicides were used to reduce contact and series resistance. Minimum gate-length transistors with T0,=40A show PMOS IId,,,l=270pA/pm and NMOS IId,,,l=190pA/pm with Vds=l.5V, IV,-V,I=I .2V and, I,,/IOff>lO4. A simple transmission model, fitted to experimental data, is used to investigate effects of oxide scaling and extension doping.
Introduction
The single[ 11 and double [2] gate thin-body transistors are promising device designs for the 5-50nm gate-length regime. One of their major challenges is the large series resistance of the thin body layer. In this paper we present a method for reducing this resistance with the use of dual low-barrier silicide source/drains: PtSi for PMOS, and ErSi,,, for NMOS, Fig. 1 . In previous studies, bulk-Si silicide source/drain MOSFETs [3] have exhibited large leakage currents. Our use of a thin body reduces leakage by orders of magnitude. This symbiotic relationship between leakage suppression by the thin-body structure and the low series resistance of the silicide source/drain structure results in a promising device technology that can be scaled down to 15nm gate-length. It also provides an alternative to the elevated sourceidrain approach as a general method for reducing series resistance of thin-body designs.
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Device Fabrication
A lightly doped (Na=1E15 ~m -~) , l O O n m thick, silicon on insulator (Sol) film was thinned to 140A using a two step thermal oxidation. The mesa was defined using a calixarene/G-line double exposure process. Optical exposure of coarse features in G-line resist was followed by 1 OOkeV ebeam lithography of fine features in calixarene resist and a dry etch. The gate stack consisted of a 40A thermal gate oxide, a 550A in-situ doped N-type polysilicon gate, and a 150A deposited SiOz hard mask. Gate lithography also involved a calixarene/G-line double exposure process aligned to the previous layer using SiGe alignment marks. Following gate formation, lOOA Si02 spacers were formed. A HF-last clean was performed just prior to metal deposition, and SO1 thickness was measured to be 85-1008. PMOS devices received 75A of Pt evaporated in an e-beam evaporator. PtSi was formed with a 400°C 1 h anneal in a N2 ambient. Unreacted Pt was then removed in a dilute Aqua Regia etch. NMOS devices received 70A of Er evaporated in a UHV e-beam evaporator with the base pressure of the oxidizing ambient kept below lo-'' torr. ErSil,7 was formed using a 4OOOC lh UHV anneal, and unreacted Er was then removed in a dilute nitric acid etch. Fig. 2 shows an NMOS device with L,=lSnm. Neither NMOS nor PMOS devices used any significant doping in the source, drain, or body. Sub-threshold characteristics show excellent short-channel effects, and a V, of -0.W. The abnormally high V, is due to the N'poly gate, it can be reduced using a mid-gap gate material such as P'SiGe [4] . The ErSi,., NMOS transistor has a 15nm gate length, \Ids,,l=190pA/pm at (Vds(=l.SV. The lower NMOS Idsat is due to the higher ErSi,,, barrier of 0.28V. Still, this is the lowest flat-band NMOS barrier achieved for a silicide. NMOS sub-threshold characteristics show a swing of 150mVldec, and a V, of -O.lV, which can be adjusted to a higher value with the use of a mid-gap gate. The presence of the Schottky barrier can be seen in the exponential behavior of the Id-Vd plot for the NMOS devices at low Vds. The gate-length dependencies of the threshold voltages and swing characteristics are shown in Fig. 5,6 respectively. PMOS devices show excellent short channel characteristics down to 15nm gate-length, with AV, = 0.2V and S=lOOmV/dec. NMOS devices show a similar AVt = 0.2V, but worse DIBL and S=lSOmV/dec. Since the swing and DIBL don't show a strong dependence on gate-length, they are probably determined by the silicodsilicide interface trap density. Annealing devices at 500°C decreases interface trap density but increases the barrier to 0,32V, Fig. 7 As the silicide sourceldrain device turns on, it passes through the source-body flat-band condition, Vg=Vsbfb. This transition can be seen clearly in long channel ErSi,., devices, Fig. 8 . For gate biases below Vsbfb, the Si body blocks the current flow; above Vsbfb, the Schottky barrier is the dominant current barrier. Below Vsbfb S is determined by the body potential and is ideally 60mVldec; above the Vsbfb, S is determined by effective-barrier lowering mechanisms such as tunneling and image charge induction. The effective Schottky barrier, @b , can be expressed as:
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where ADt and AOi are contributions from tunneling and image charge induction respectively, and @bo is the sourcebody flat-band barrier height. Both of these lowering mechanisms depend on the lateral electric field Ey, which is proportional to the gate voltage through To, and a geometric factor G: In the subthreshold region G is an electrostatically determined constant. However, in strong inversion G decreases due to the screening of the gate field by inversion charge. Two-dimensional simulations indicate that for our structure G -0.25 in the subthreshold region and drops to -0.1 in strong inversion. With a simple transmission model the ob can be translated into Id , Fig 9. Our model assumes that at @b=O, Idsat=IdB,& the ballistic current limit [5] , and employs Boltzmann statistics, which give the 60mVldec conversion between Qb and Idsat.
Analysis/Discussion
Using the gate work-function, G, and @bo as fitting parameters, a fit with the data is obtained, Fig. 10 . In PMOS devices @bOp=0.22v, slightly lower then the expected 0.24V; in NMOS devices @bon=0.28V, the reported value for ErSi1.7 [6] . 0.28V. This picture is consistent with the fact that @bop for E T S~, .~ is 0.80V [7] , indicating that the true @bon should be E,-@bop =0.32V. At 500°C these interface states are annealed out and the @bo" becomes 0.32V, Fig. 7 . The presence of interface states is the likely cause of the higher variability in the NMOS device current, as well as the higher NMOS swing and DIBL values. The Idsat of our thin-body silicide sourceldrain devices needs to be improved to meet ITRS specifications, especially for the NMOSFET. The methods for improving device performance are: use a silicide with a lower barrier, reduce the oxide thickness, or add an extension doping to lower the barrier. Utilizing the transmission model described above, Fig. 11 shows the effect of oxide scaling and the use of modest sourceldrain extension doping on the Schottky limit for Idsat in NMOSFETs, assuming G=0.2. Oxide scaling improves Idsat for V&,V,b&,, since it increases the electric field at the sourcehody interface. Adding an extension doping in the silicon drastically improves Schottky limit for Idsat by providing a depletion layer at the sourcehody junction with an electric field largely independent of gate voltage, thereby directly reducing @bo. The disadvantage of this approach is that it requires a high temperature annealing, while silicide sourceldrains without doping can be made below 400"C, making them compatible with a large array of gate electrode and dielectric materials. Doped sourceldrain devices will also show worse short channel effects, since the Schottky barrier will not be present to limit leakage current. Fig. 12 shows the extension-doping level required to reach ITRS roadmap Idsat specifications, with To, scaled to 2nm. Devices with the modest extension doping concentrations of 3 E 1 9~m -~ are projected to reach ballistic performance.
Conclusion
Complementary thin-body silicide sourceldrain devices with excellent turn-off characteristics have been demonstrated down to 15nm gate-length. Sourceldrains are fabricated from PtSi and ErSil.7 for PMOS and NMOS respectively. A simple transmission model fits device data and predicts that ballistic current levels can be obtained with the use of a 20A
oxide and 3E19 cm-3 extension doping. doping levels below 3E19 cm-3
